Skyworks Solutions is seeking an accomplished Senior Engineer to join our Analog/Mixed-Signal (AMS) Verification team. In this role, you will play a critical role in performing AMS verification on industry leading RF front modules utilizing best in class tools and methodologies to ensure zero-defect product development. The successful candidate will perform hands-on verification of complex mixed-signal blocks, including data converters (DAC, ADC), power-on-reset circuits (POR), low-dropout regulators (LDOs), oscillators, state machines, and digital interfaces. You will derive comprehensive verification and test plans directly from product and system requirements, working closely with design teams to build deep design understanding and provide clear, actionable feedback on functionality, performance, and coverage.

This position requires a strong background in analog or mixed-signal design and/or verification, with experience in simulation and verification environments such as Cadence. Verification will leverage both traditional analog/mixed-signal (AMS) techniques and event-driven digital mixed-signal (DMS) methodologies. Accordingly, experience developing SystemVerilog testbenches and creating analog behavioral models using Verilog-A and SystemVerilog Real Number Modeling (RNM) is highly desirable.

The ideal candidate brings excellent communication skills, a highly collaborative working style, and a passion for excellence.

Responsibilities

Your key responsibilities will include but not be limited to:

• Perform Analog/mixed-signal verification of RF Front End Modules (FEM), from block-level through full-chip integration, leveraging schematic, behavioral, and functional views to achieve comprehensive coverage while meeting project schedules.
• Develop Verilog-A and SystemVerilog RNM behavioral models for analog and mixed-signal circuits. Perform equivalence checks to validate behavioral models match circuits.
• Partner closely with design teams to develop deep understanding of custom circuits, providing verification feedback on functionality and performance.
• Recommend test hooks to strengthen verification and improve Design for Test (DFT).
• Review layout and floorplans to proactively identify and resolve issues.
• Continuously improve verification methodologies with an emphasis on scalability, reusability, and portability across programs.
• Optimize models to ensure accuracy while maintaining efficient simulation performance
• Document modeling and verification methodologies, and promote best practices across teams and programs.
• Stay current with industry trends and emerging techniques in analog and mixed-signal modeling and verification.

Required Experience and Skills

• Requires a BS and 5+ years of experience or MS and 3 yrs or PhD
• Strong knowledge of Analog/Mixed-Signal circuits, including LDOs, PORs, ADCs, Voltage-Current references and oscillators. Knowledge of RF design (LNA, PA, and Switches) is desirable.
• Knowledge of behavioral modeling of analog circuits including Verilog-A and SystemVerilog RNM.
• Experience with analog layout and knowledge of best practices for isolation, matching, noise avoidance and reliability.
• Knowledge of semiconductor process technologies such as CMOS, GaAs/Silicon HBT, SOI, BiCMOS
• Experience with EDA tools, such as Cadence Virtuoso and ADS.
• Basic scripting language skills, such as Python, is a plus.
• Excellent communications skills with the ability to work and thrive in a team environment
#LI-PR1