ÆON Thana Sinsap (Thailand) Public Company Limited (AEONTS)

Senior Manager – Wafer Test (Operation)

ÆON Thana Sinsap (Thailand) Public Company Limited (AEONTS)  •  Samut Prakan, TH (Onsite)  •  11 hours ago
Apply
AI can make mistakes so check important info. Chat history is never stored.

Job Description

Senior Manager –
Wafer Test (Operation)

Confidential
search managed by Evantis Talent Solutions

Location: Samut Prakan,
Thailand

Employment Type: Full-time,
Permanent

Industry: Semiconductor
Manufacturing

Seniority: Senior
Manager / Senior Individual Contributor

Reporting to: Wafer
Test Operations Leadership

About the
Opportunity

A confidential opportunity with a leading global
semiconductor manufacturer operating a major manufacturing site in Samut
Prakan. Our client is investing heavily in Test Technology Innovation across
its Digital Mixed Signal (DMS) and Memory portfolios, and is looking for an
experienced senior engineering leader to help shape the next chapter of that
work.

Role
Overview

This is a senior engineering position primarily supporting
Test Technology Innovation projects for the Digital Mixed Signal / Memory
portfolio team. Secondary responsibilities include third-level support of Wafer
Test Unit Process Engineering.

As an individual contributor, you will bring strong technical
knowledge in electrical, mechanical, test or production engineering related to
wafer test, with proven ability to identify and resolve probe card issues with
minimal guidance. You will lead cross-functional teams, partnering with
Business Divisions / Product Lines, Operations, Design, Test Technology
Innovation, Quality Management and external test hardware vendors.

The role also helps establish, drive and monitor Key
Performance Indicators (KPIs) for the team, with a clear line of sight to how
those KPIs support broader organisational success. Mentoring, teaching and
coaching less senior team members to develop their technical knowledge is a
core expectation.

Key
Responsibilities

  • Lead
    all projects necessary to ensure site readiness for the DMS / Memory
    portfolio team.
    • Define,
      identify, evaluate and release First of a Kind tools to production.
    • Partner
      with the hardware design team to design, evaluate and release new probe
      card technologies, and drive new product probe cards to production.
    • Support
      the release of new test cells to production for DMS products, including
      new testers, probers, Automated Visual Inspection (AVI), and any major
      hardware configuration changes.
    • Identify
      and evaluate new tools required to support future business needs of the
      DMS portfolio team.
    • Generate
      ideas and implement solutions to increase productivity in partnership
      with business lines, Test Engineering and Operations.
    • Support
      corporate quality initiatives and targets through active participation in
      cross-functional teams and activities.
  • Establish,
    drive and monitor team KPIs aligned to organisational objectives.
  • Mentor,
    teach and coach junior team members to grow their technical capability.

Skills and
Qualifications

  • Bachelor's
    degree in Electrical / Electronic Engineering, Mechanical Engineering,
    Microsystems or a related technical discipline.
  • 8+
    years of experience in the semiconductor industry, with depth in one or
    more of:
    • Wafer
      test production support
    • Hardware
      technology development or engineering for wafer test and / or final test
    • Test
      development engineering for wafer test and / or final test
    • Test
      Technology Innovation / R&D
    • Production
      Engineering
  • Proven
    problem-solving track record in Wafer Test Engineering.
  • Understanding
    of processes in R&D, test development or test hardware design and
    technology is highly desirable.
  • Strong
    presentation skills with the ability to align cross-functional internal
    and external stakeholders in a multicultural, international environment.
  • Knowledge
    of structural problem-solving techniques, including:
    • Thorough
      understanding of the 8D process
    • Basic
      knowledge of SPC
    • Structured
      DOE such as factorial design or Taguchi (highly desirable)
  • Strong
    written and oral communication skills, with professional fluency in Thai
    and English.
  • Willingness
    to travel internationally for On-the-Job Training (OJT).

Why Apply

Join a global technology leader at the forefront of
semiconductor test innovation, with the opportunity to influence the technology
roadmap for one of the industry's most exciting product portfolios. The role
offers genuine technical depth, mentoring scope, and visibility across business
divisions, R&D and Operations.

How to
Apply

Applications will be handled in strict confidence by Evantis
Talent Solutions. Please submit your CV and a short note covering your wafer
test experience, problem-solving approach (e.g. 8D / DOE work) and notice
period.

Evantis
Talent Solutions · Connecting top talent with the right organisations.

ÆON Thana Sinsap (Thailand) Public Company Limited (AEONTS)

About ÆON Thana Sinsap (Thailand) Public Company Limited (AEONTS)

ÆON Thana Sinsap (Thailand) Public Company Limited (AEONTS) is a Financial Services company located at 388 Exchange Tower 27th floor, Sukhumvit, Klongtoey, Bangkok, Thailand.

Industry
Finance & Insurance
Company Size
201-500 employees
Headquarters
Bangkok, TH
Year Founded
1992
Website
co.th
Social Media