Cadence

Senior Design Manager

Cadence  •  People’s Republic of China (Onsite)  •  1 month ago
Apply
AI can make mistakes so check important info. Chat history is never stored.

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are looking for an experienced SOC (System-on-Chip) Design Leader with over 10+ years’ hands-on experience managing and leading SOC teams and a strong understanding of design flows. This leader will drive technical strategy, oversee integration of complex silicon solutions for Cadence customers, mentor multi-disciplinary teams, and ensure high standards in technical execution.

Key Responsibilities

  • Lead and mentor SOC designers and verification engineers across projects.
  • Manage all phases of SOC design: microarchitecture, RTL coding, integration, and reviews.
  • Collaborate with verification teams to ensure design intent, testability, and coverage; address complex debug issues.
  • Work closely with customer and internal engineering teams to deliver seamless service and support.
  • Interface with executive management, customers, and partners to align technical vision with business goals.
  • Improve SOC processes, tools, and methods to boost productivity and quality.
  • Oversee project schedules, resource allocation, and risk management.
  • Identify risks early and develop mitigation strategies.

Required Qualifications

  • Bachelor’s/Master’s in Electrical/Computer Engineering or related field.
  • 10+ years in digital SOC design, with significant leadership experience.
  • Expertise in SOC integration, RTL, synthesis, timing closure, physical implementation.
  • Proven record leading complex projects and high-performance teams.
  • Practical knowledge of verification environments and requirements.
  • Experience integrating third-party IP, developing custom blocks, and managing deliverables.
  • Strong problem-solving and debugging skills at design and system level.
  • Proficient with industry-standard EDA tools.
  • Project management skills, including planning and risk mitigation.
  • Excellent English communication skills, able to explain technical concepts clearly.
  • Experience in multicultural, multi-site teams.
  • Familiarity with physical design, DFT, post-silicon debug, and system architecture.
  • Team-oriented, promotes innovation and conflict resolution.
  • Adaptable to fast-paced, shifting environments.

We’re doing work that matters. Help us solve what others can’t.

Cadence

About Cadence

Cadence is a market leader in AI and digital twins, pioneering the application of computational software to accelerate innovation in the engineering design of silicon to systems. Our design solutions, based on Cadence’s Intelligent System Design™ strategy, are essential for the world’s leading semiconductor and systems companies to build their next-generation products from chips to full electromechanical systems that serve a wide range of markets, including hyperscale computing, mobile communications, automotive, aerospace, industrial, life sciences and robotics. In 2024, Cadence was recognized by the Wall Street Journal as one of the world’s top 100 best-managed companies. Cadence solutions offer limitless opportunities—learn more at www.cadence.com.

Industry
IT & Software
Company Size
10,000+ employees
Headquarters
San Jose, California
Year Founded
Unknown
Social Media