Min 5 to 7+ years of FPGA or IP/SoC architecture verification experience
Experience working in IP or ARM/RISC-V processor subsystem
Good understanding on different peripheral interface and AXI/APB protocol
Experience in creating verification test plan and test case in SV-UVM / C
Experience in methodology driven SoC verification - IP level minimum
Experience in fault injection simulation at IP level minimum
Experience in creating the fault list and test case developmnet for fault injection simulation
Experience in fault injection simulation methodology (using Synopsys Z01X or Cadence or Siemens Mentor)
Able to interface with design and Functional Safety team
Experience in Perl/Python scripting.
Experience in performing safety analysis IP level
Experience in performing the design FMEA/FMEDA
Understanding on Functional Safety ISO 26262 process
Min 5 to 7+years of FPGA or SoC architecture design and implementation/integration experience
Experience working in IP or IP subsystem
Good understanding on different peripheral interface and AXI/APB protocol
Good understanding on Functional Safety ISO 26262 basic concept

HCLTech is a global technology company, home to more than 226,600 people across 60 countries, delivering industry-leading capabilities centered around digital, engineering, cloud and AI, powered by a broad portfolio of technology services and products. We work with clients across all major verticals, providing industry solutions for Financial Services, Manufacturing, Life Sciences and Healthcare, Technology and Services, Telecom and Media, Retail and CPG, and Public Services. Consolidated revenues as of 12 months ending September 2025 totaled $14.2 billion. To learn how we can supercharge progress for you, visit hcltech.com.