Minimum qualifications:

• PhD degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
• 2 years of experience in coding constraints, PV fixing, EMIR fixing and scripting with TCL.

Preferred qualifications:

• Experience in VLSI design in SoC or experience with multiple-cycles of SoC in ASIC design.
• Experience with PD convergence on blocks/SS/SoC.
• Experience in using PD methodologies.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

As Physical Design Engineer, you will collaborate closely with the functional design, Design For Testing (DFT), architecture, and packaging engineers. Additionally, you'll solve technical problems with innovative micro-architecture and practical logic circuits solutions, while evaluating design options with optimized performance, power, and area in mind.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Responsibilities

• Define and drive the implementation of physical design methodologies.
• Drive the closure of timing and power consumption of the design.
• Contribute to design methodology, libraries, and code review.
• Innovate ways to improve PPA. Identify new methods to improve productivity.
• Adopt AI/innovate AI solutions to change the way historic PD processes.