Altera

PCIE Design Validation Engineer

Altera  •  Pulau Pinang, MY (Onsite)  •  3 days ago
Apply
AI can make mistakes so check important info. Chat history is never stored.
54
AI Success™

Job Description

Job Details:

    • Alteraoffersa large selectionofAlteralectualproperty IP coresoptimizedforAlteraFPGA devices, all of which are developed for highest performance, lowest cost, ease of use and fastest time to market.
    • The IP Solution Engineering groupis responsible forHigh SpeedProtocol IP development, which includesparticipatingin high-level product specifications,logic(RTL) design and implementation, RTL verification, IP FPGA emulationprototypingand hardware validation using Quartus Development Kit.
    • As an IP Solution Engineer focusing on IP Verification and Validation, you willbe responsible forcarrying out design validation forAlteranext generation IP across theAlteraFPGA IP product portfolios.
    • The charter of IP Solution verification and validation team is to verify andvalidatethe IP solution for robust functionality from functional simulation, FPGA emulation prototyping, hardware to complex system level environment.
    • The verification and validation areas encompass IP protocolseg.interconnect serial protocol, ethernet base protocol and wireless communication IPs.
    • Your specific responsibilities and career experience may include but are not limited to the following: 

    a. Create comprehensive verification and validation plan based on FPGA IP architecture specifications and carry out all the IP validation tasks. The plan encompasses functional, system level and hardwareverificationand validation perspectives. 

    b. Developing IP, subsystem or system level testbench,createtests, and necessary coverage goals based on specification to verify the implementation. 

    c. Review verification and validation results against the coverage goals. Writing,analyzingand achieving coverage metrics withfailuresdebugging as well as bug filling and closure. 

    d. Work with cross functional teams, prepare and support IP functional validation tests for IP bring-up on actual FPGA development kits using Quartus. 

    e. Build IP FPGA emulation prototypes, creating andestablishingIP subsystem (solution) validation coverage strategy and standardized framework, drive system test design implementation and overall IP system validation on HW, maximize FPGA hardware capability to bring substantial improvement to IP quality and usability forAlteraFPGA IP product portfolios. 

    f. Developing verification andvalidationtools and flows, as needed. 

    g. Interfacing with 3rd party vendors for latest industrytoolandmethodologyor VIP exposure and evaluation. 

    h. Participatein IP roadmap planning with product marketing as well as support interface to IP customer support team. 

    i Apply advanced techniques to achieve verification and validation with the highest quality, productivity, and time to market. 

    j. Provide practical, innovative solutions to complex problems. 

    k.Participatingin technical paper writing and publication. 

Qualifications:

Skills and qualification of our IP Solution Verification and Validation Engineer are as follow: 

a.Bachelor degree in Electrical, Electronics, Computer Engineering or equivalent. 

b. Experienced in FPGA, custom IC or ASIC design and verification,demonstratedexcellence in any of the product development areas from architecture, design, validation to product. 

c. Experienced using advanced system design and validation methodologies and technologies such as FPGA prototyping, emulation, simulation and co emulation. 

d. Experienced using advanced verification methodologies such as UVM, OVM, VMM, System Verilog, constrained random verification,assertion basedverification, and functional coverage techniques is a strong plus. 

e. Experienced creating and executing validation plans. 

f.Experience ofleading a verification or validation team is a strong plus. 

g. Familiarity or experience in RTL design with Verilog and VHDL is a strong plus. 

h. Familiarityor experience in embedded SW and HW design is a strong plus. 

i Knowledge of PCIe is a strong plus. 

j. Familiarity with Python, Perl,TCLand shell scripts is a plus. 

k. Familiarity withAlteraQuartus or XilinxVivadois a plus. 

l. Highly motivated to learn and adapt to fast changing technologies and environments. 

m. Exceptionalanalytical, problem solving and communication skills, initiative, promote innovation and teamwork. 

n.Self motivatedand ability to excel in a team environment. 

o.Demonstratesfundamental values such as accountability,integrityand a winning mindset. 

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Altera

About Altera

Altera: Accelerating Innovators

Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.

Industry
Hardware & Semiconductors
Company Size
1,001-5,000 employees
Headquarters
San Jose, California
Year Founded
1983
Social Media