**RESPONSIBILITIES:**
- Development of test plans, tests, and verification infrastructure for complex IP’s/sub-systems/SOC’s.
- Creation of verification environment using UVM methodology or equivalent.
- Construction of reusable bus functional models, monitors, checkers, and scoreboards.
- Leading functional coverage verification closure.
**SKILL SETS:**
- BTech/ MTech in Engineering. Or Equivalent or Relavent
- 4-7 years of VLSI industry experience in Verification. Equivalent or Relavent
- Expertise in SoC level verification and IP/Subsystem validation.
- Proficiency in developing test bench/testbench components, test plans, test cases, functional coverage, assertions, and coverage analysis.
- Strong knowledge of UVM, SV.
- Familiarity with protocols like UCIe, PCIe, DDR, USB, AMBA.
- Skilled individual contributor and mentor with exceptional debug and problem-solving abilities.
- Extensive experience in the verification cycle for complex SOCs.
Cadence is a market leader in AI and digital twins, pioneering the application of computational software to accelerate innovation in the engineering design of silicon to systems. Our design solutions, based on Cadence’s Intelligent System Design™ strategy, are essential for the world’s leading semiconductor and systems companies to build their next-generation products from chips to full electromechanical systems that serve a wide range of markets, including hyperscale computing, mobile communications, automotive, aerospace, industrial, life sciences and robotics. In 2024, Cadence was recognized by the Wall Street Journal as one of the world’s top 100 best-managed companies. Cadence solutions offer limitless opportunities—learn more at www.cadence.com.
